Verilog: Master Post
Data Types Register variables store the last value that was procedurallyassigned to them wire variables represent physical connections between structural entities such as gates – does not store anything, only a label on a wire Verilog Constructs and Modeling Styles You can write module at four levels of abstractions Behavioural (Algorithmic like C) Dataflow (How […]