Skip to content

H = – P log P

  • Information Theory
  • Vaguely Related to Tech
  • Where to find me?
  • Vintage New Yorker
  • Get Updates

Tag: cmos

Vaguely Related to ETC

Parasitic Capacitance Models

December 8, 2019Meghana1 Comment on Parasitic Capacitance Models

Capacitance generated between Channel(Source, Drain, Bulk) and Gate. In cutoff there isn’t any channel present and therefore there is Cgc between gate and body. In linear region inversion layer if formed. The Layer is between source and drain. Thus gate to body capacitance is 0 and total Cgc is distributed evenly between source and drain. […]

Vaguely Related to ETC

Digital CMOS Circuits : Master Post

December 7, 2019MeghanaLeave a Comment on Digital CMOS Circuits : Master Post

We have seen CMOS before and we will keep on seeing it as long as we are planning to remotely associate ourselves with VLSI. To recall, why we bother with CMOS at all–Let’s look at the following points. Some History Lesson Kids : Silicon is a Group IV element, so it forms covalent bonds with […]

Vaguely Related to ETC

Digital CMOS Design : CMOS Inverter,NAND, NOR Gate.

November 27, 2019MeghanaLeave a Comment on Digital CMOS Design : CMOS Inverter,NAND, NOR Gate.

As the fate might have this, I am here again, a day before my viva, doing VLSI. Welcome to VLSI by an amateur who’s just trying to pass college exams. Warning: I know nothing, everything in this blog may or may not be write–or even make any sense. Taming the beast-Microwind Microwind is a tool […]

Proudly powered by WordPress | Theme: gutenbook by OdieThemes.